Design and Implementation of a Low Power Successive Approximation ADC
نویسندگان
چکیده
منابع مشابه
A Low-Power, Small-Size 10-Bit Successive-Approximation ADC
A new Successive-Approximation ADC (Analog-toDigital Converter) was designed which not only consumes little power, but also requires a small chip area. To achieve those goals, both comparator and internal DAC (Digital-to-Analog Converter) have been improved. The ADC was designed in a 1.2 μm CMOS double-poly double-metal n-well process. It performs 10-bit conversion with 67 dB SFDR. Power consum...
متن کاملDesign and Evaluation of an Ultra-Low Power Successive Approximation ADC
Analog-to-digital converters (ADC) targeted for use in medical implant devices serve an important role as the interface between analog signal and digital processing system. Usually, low power consumption is required for a long battery lifetime. In such application which requires low power consumption and moderate speed and resolution, one of the most prevalently used ADC architectures is the su...
متن کاملLow-Power and Compact Successive Approximation ADC for Bio-Electronic Chips
For both the electrical stimulation and recording of cultured neurons, the CMOS-based microelectrode arrays (MEAs) are one of the most promising electronic devices used nowadays. To ensure a robust transmission of the information between the chip and external devices, the MEA chip requires integrated analog-to-digital converters (ADCs). Moreover, the presence of a large number of read-out chann...
متن کاملFeasibility of Successive Approximation Register ADC in Ultra Low Power Biomedical Applications
Analog-to-Digital Converter (ADC) is a critical block of the sensing unit of an implant and for measurements of various biophysiological signals, such as Electrocardiogram (ECG), Electroencephalogram (EEG) and Electromyogram (EMG) that covers the distinct portions of the frequency spectrum and signal bandwidths. ADC consumes about 30~35% of the total power of the device which is very high. Henc...
متن کاملDesign of low power pipelined ADC
A design of 8 bits, 2.5V pipeline ADC is introduced in this paper. The comparator is the main improvement aiming at realizing low power dissipation. The latched comparator is adopted to achieve the specification. The design is implemented under 0.25um CMOS technology which achieves a power dissipation of 205.9mW.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: DEStech Transactions on Engineering and Technology Research
سال: 2018
ISSN: 2475-885X
DOI: 10.12783/dtetr/icmeit2018/23408